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Systematic Electromagnetic Interference Filter
Design Based on Information From In-Circuit
Impedance Measurements
Vuttipon Tarateeraseth, Student Member, IEEE, Kye Yak See, Senior Member, IEEE,
Flavio G. Canavero, Fellow, IEEE, and Richard Weng-Yew Chang, Member, IEEE
Abstract—Based on a two-probe measurement approach, the
noise source and noise termination impedances of a switched-mode
power supply (SMPS) under its normal operating condition are
measured. With the accurate noise source and noise termination
impedances, an electromagnetic interference (EMI) filter can be
optimally designed. A practical example of the design of an EMI
filter to comply with a regulatory conducted EMI limit using the
proposed procedure is demonstrated and compared with the cases,
where the noise source and noise termination impedances are not
taken into account, or coarse estimates of them are considered.
Although all approaches allow filtered SMPS to pass the regulation
limits, designing EMI filters with the accurate noise source and
termination impedances leads to optimal component values and
avoids overdesign.
Index Terms—Electromagnetic interference (EMI), EMI fil-
ter, line impedance stabilization network (LISN), noise source
impedance, switched-mode power supply (SMPS).
I. INTRODUCTION
CONDUCTED electromagnetic interference (EMI) is oneof the major concerns for switched-mode power supply
(SMPS) design [1]. To comply with the international regula-
tory EMI requirements, an EMI filter is necessary to lower the
conducted EMI level of the SMPS below the limit [2]. For
filter designs of communications and microwave applications,
the source and termination impedances are well defined (usu-
ally specified at 50 Ω). However, the impedance levels of the
noise source inside an SMPS are not readily available. On the
other hand, the impedance level of the filter output, which is
conventionally a line impedance stabilization network (LISN),
is well defined [3]. One could think of estimating the noise
source impedance of an SMPS using the datasheet or typical
values, but such estimates are not reliable. In fact, the noise
source impedance differs from the nominal impedances of the
SMPS and not the SMPS itself (provided by the constructor),
due to converter topology, component parasitics, print circuit
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board layout, etc. [4]. Also, the complexity of the noise-coupling
mechanism makes the generation of adequate models for SMPS
a hard task, and engineers prefer to resort to characterization
measurements. SMPS may not be easily modeled [5]. Hence, the
design of an EMI filter without known noise source impedances
can be a challenging task [6]–[8]. In addition, conducted EMI
exists in two modes, the common mode (CM) and the differ-
ential mode (DM), which further complicates the filter design
process as the EMI filter is required to effectively suppress both
CM and DM emissions.
Some EMI filter design methods adopt a simplistic ap-
proach to design an EMI filter without taking into account the
noise source impedance and the noise termination impedance
[9]–[11]. Other EMI filter design methods do take into account
the noise source and the noise termination impedances but ap-
proximate them as purely resistive elements [12], [13]. As there
are some approximations being made in these methods, worst
case conditions (maximum or minimum possible CM and DM
impedances) have to be assumed to design the EMI filter [13].
Although EMI filter design prescriptions of above methods al-
low the filtered SMPS to pass the regulation limits, they usually
lead to overdesign or nonoptimal choice of the filter compo-
nents. Without precise information (magnitude and phase) of
the noise source and noise termination impedances over the fre-
quency range of interest, it is difficult to decide on an appropriate
EMI filter configuration and to design an optimal filter for an
SMPS to meet a specific conducted EMI limit.
In this paper, based on an in-circuit impedance measure-
ment setup, the amplitude and phase information of the noise
source and noise termination impedances can be measured and
extracted under actual device operating conditions. The as-
sumption underlying our extraction procedure is that the input
impedance of the power supply behaves linearly. This is rea-
sonably true, since, according to [14], the “ON” state impedance
prevails during operation and the impedance probing is done
by means of small signal perturbations, thus allowing lineariza-
tion [15]. With the known impedance information, the design
limitations of the methods mentioned earlier can be overcome
and a systematic EMI filter configuration to achieve the desired
filter insertion loss performance becomes possible.
II. IN-CIRCUIT IMPEDANCE MEASUREMENT
In order to extract the noise source impedances, two ap-
proaches are available. The passive approach, proposed in [14],
0018-9375/$26.00 © 2010 IEEE
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Fig. 1. (a) Conceptual two-probe in-circuit measurement setup. (b) Equivalent
circuit of the measurement setup.
amounts to a direct measurements of an SMPS in offline con-
dition; although conceptually simple, this method requires two
measurements with a series and shunt load on the SMPS input,
and recovers only the impedance magnitude because it relies
on insertion loss determination. Alternatively, the active ap-
proach, proposed in [16], by means of injecting and receiving
current probes extracts the DM and CM impedances of SMPS.
However, careful selections of isolating chokes and coupling
capacitors are required to measure the noise source impedance.
Moreover, only the magnitude of the noise source impedances
can be extracted. Unlike the former two-probe method, the pro-
posed method, [17], uses direct clamp-on current probes, and
therefore, there is no direct electrical contact to the power line
wires between the LISN and the SMPS. Hence, it eliminates the
need for the coupling capacitors. Also, no isolating chokes are
needed, making the measurement setup simple to implement.
With the vector network analyzer (VNA) as a measurement in-
strument, both the magnitude and the phase information can be
extracted accurately.
Fig. 1(a) shows the basic setup to measure the unknown
impedance Zx in a circuit loop, where the loop can be car-
rying high voltage and/or high current. The setup requires an
injecting current probe, a receiving current probe, and a VNA.
The two current probes couple to the circuit through inductive
couplings without direct connection to the circuit. By transfer-
ring the primary circuits of the injecting and receiving probes
in the coupled circuit loop, the equivalent circuit of the setup is
given in Fig. 1(b). ZM 1 and ZM 2 are the equivalent impedances
of the injecting and receiving probes, respectively. VM 1 is the
induced signal voltage in the circuit loop from port 1 of the VNA
through the injecting probe. Lw and rw are the loop inductance
and resistance, respectively.
Zx is the impedance to be measured and all the other
impedances present in the circuit loop are due to the mea-
surement setup (let us define Zsetup = ZM 1 + ZM 2 + rw +
jωLw ). Also, the current flowing in the circuit loop due to
the injected signal through injecting probe is given by
Iw =
VM 1
Zsetup + Zx
. (1)
Finally, the induced voltage in the loop is given by
VM 1 = jωM1
(
V1
Zp1 + Z1
)
(2)
where M1 is the mutual inductance between the injecting probe
and the coupling loop, V1 and Z1 are the The´venin equivalent
voltage source and impedance, respectively, of port 1 of the
VNA, and Zp1 is the input impedance of the injecting probe.
The received signal at port 2 of the VNA depends on the
current Iw measured by the receiving current probe, that is,
Vp2 = ZT 2Iw (3)
where ZT 2 is the calibrated transfer impedance of the receiving
probe provided by the probe manufacturer.
By substituting (2) and (3) into (1), the unknown impedance
to be measured can be determined as follows:
Zx = K
(
Vp1
Vp2
)
− Zsetup (4)
where K = (jωM1ZT 2)/(Zp1) is a frequency-dependent co-
efficient. The premeasurement calibration process to obtain K
and Zsetup is described in detail in [17] and will not be repeated
here.
It is ought to be noted that for the sake of clarity, Fig. 1 is sim-
plified and does not contain the LISN, which powers the active
device under test (the SMPS, in our case). The LISN impedance
should be considered a part of Zsetup without limitations. An
additional remark is that the injected signal of the VNA must be
much larger than the background noise generated by the device
under test in the frequency range of interest so that the back-
ground noise does not alter the Zx value, superimposing on the
measured quantities. For most of the low- and medium-power
active systems, such a condition can usually be met. However,
if the active system is characterized by very high power and
generates significant background noise, one could add a power
amplifier at the output of port 1 of the VNA to increase the power
of the injected signal so that the aforementioned condition could
be fulfilled. Moreover, a premeasurement calibration process not
properly set jeopardizes the accuracy of the proposed method.
The in-circuit DM and CM impedance measurement setups
for the SMPS powered through a LISN are shown in Fig. 2(a) and
(b), respectively. The current probes Solar 9144-1N (10 kHz–
100 MHz) and the Schaffner CPS-8455 (10 kHz–1000 MHz)
are chosen for the noise injection and detection, respectively.
The VNA R&S ZVB8 (300 kHz–8 GHz) is selected for the
measurement of the voltage ratio, Vp1/Vp2 .
Using the aforementioned setups, the DM and CM
impedances of the LISN (acting as a noise sink) and the SMPS
(acting as a noise source) can be extracted through the following
procedure:
1) Premeasurement calibration process: The setup
impedances (Zsetup,DM and Zsetup,CM ) and the
frequency-dependent coefficients (KDM and KCM ) of
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Fig. 2. In-circuit measurement setup. (a) DM. (b) CM.
the measurement setups of Fig. 2(a) and (b) will be
determined according to the procedure outlined in [17].
Once these parameters are known, the measurement setup
is ready to measure any unknown impedance using (4).
2) Measurement of the noise termination impedances
(ZLISN ,DM and ZLISN ,CM ): As the SMPS is powered
through the LISN, the LISN acts as a termination for
the SMPS noise. To measure the LISN impedance, the
SMPS will be replaced by a capacitor, which serves as an
ac short at high frequency. In the DM measurement setup,
a 1-µF capacitor is connected between line and neutral
(nodes L and N in Fig. 2 (a), with SMPS removed). In
the CM measurement setup, a 1-µF capacitor is connected
between line and ground [nodes L and G in Fig. 2(b)] and
another 1-µF capacitor is connected between neutral and
ground [nodes N and G in Fig. 2(b)], and the SMPS is
removed. The DM and CM impedances of the LISN can
be determined by means of (4).
3) Measurement of the noise source impedances (ZSMPS,DM
and ZSMPS,CM ): In Fig. 2(a) and (b), the measured
impedance using the two-probe setup is the total
impedance in the circuit loop; we designate such mea-
sured impedances as ZT ,DM and ZT ,CM . With the known
setup impedance obtained from step 1 and the known
LISN impedance from step 2, the respective DM and CM
impedances of the noise source (SMPS) can be found as
follows:
ZSMPS,DM = ZT ,DM − ZLISN ,DM − Zsetup,DM (5)
ZSMPS,CM = ZT ,CM − ZLISN ,CM − Zsetup,CM . (6)
As an example, an SMPS (VTM22WB, 15 W, +12 Vdc/
0.75 A, 12 Vdc/0.5 A) is powered through a LISN (Electro-
Metrics MIL 5-25/2) and characterized by means of the setups
shown in Fig. 2(a) and (b). The DM and CM impedances of
the LISN (noise termination) and the SMPS (noise source) are
determined with steps 1–3 described earlier.
Since the LISN schematics and component values are pro-
vided by the manufacturers or standards, the DM and CM
impedances of the LISN can be readily calculated. For com-
parison purposes, the simulated DM and CM impedances of
the LISN using the datasheet provided by manufacturer are
also plotted as shown in Fig. 3(a)–(d). Fig. 3(a) and (b) shows
the magnitudes and phases of the measured LISN and SMPS
impedances for the DM, respectively. Fig. 3(c) and (d) shows
the magnitudes and phases of the measured LISN and SMPS
impedances for the CM. From Fig. 3(a) and (b), the DM SMPS
impedance magnitude is higher than the DM LISN impedance
by a few ten Ω to a few hundred Ω, and their phases are spanning
approximately 90◦ over the frequency range of measurements.
Fig. 3(c) and (d) shows that the CM SMPS impedance is capac-
itive and rather regular over the frequency range of measure-
ments, while the CM LISN impedance shows a phase change
not easily explainable in terms of elementary circuit equivalents.
With the known magnitudes and phases of the noise source
(SMPS) and noise termination (LISN) impedances, systematic
design of an EMI filter to meet a specific conducted EMI limit
becomes possible.
III. EMI FILTER DESIGN PROCEDURE
The same SMPS mentioned earlier is used to guide the reader
throughout the design procedure. The intended conducted EMI
limit to be met by the SMPS is the CISPR 22 Class B limit [2].
The LISN specified by this standard can only measure the to-
tal conducted emissions consisting of the both DM and CM
components. Therefore, a discrimination network is needed to
separate the DM and CM components from the LISN so that
they can be measured separately [18] and used to set the re-
quired DM and CM filter insertion losses. The measurement
setup is shown in Fig. 4 and a HP 8595E spectrum analyzer
(9 kHz–6.5 GHz bandwidth, and peak detection mode) is cho-
sen for the conducted emissions measurement.
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Fig. 3. Measured LISN and SMPS impedances. (a) DM magnitude. (b) DM phase. (c) CM magnitude. (d) CM phase. LISN impedances (dashed lines) are
compared with theoretical values (dash-dotted lines) simulated from component values supplied by the manufacturer.
Fig. 4. Conducted EMI measurement scheme with a CM/DM discrimination
network.
A. Determination of the Required Insertion Losses
The conducted emissions of the SMPS without the filter are
measured with the LISN alone. The line-to-ground and neutral-
to-ground conducted emissions are shown in Fig. 5(a) and (b),
respectively. Obviously, the SMPS can never meet the required
EMI limit without an EMI filter. With the help of the discrim-
ination network proposed in [18], the DM and CM conducted
emissions of the SMPS without the filter are measured and
shown in Fig. 5(c) and (d), respectively. Thus, the required DM
and CM filter insertion losses can be found by subtracting the
standard limit, i.e.,
ILDM ,req = VDM [dBµV]− VLIMIT [dBµV] (7)
ILCM ,req = VCM [dBµV]− VLIMIT [dBµV] (8)
where
VDM measured DM emission from SMPS without filter
[dBµV];
VCM measured CM emission from SMPS without filter
[dBµV];
VLIMIT CISPR 22 Class B conducted emission limit
[dBµV].
The required DM and CM filter insertion losses are plotted in
Fig. 5(e) and (f), respectively.
B. Selection of the DM/CM Filter Topologies Based
on Termination Impedances
The adopted filter configuration is illustrated in Fig. 6(a). The
filter is composed of one CM choke (LC ), one DM capacitor
(CX ), and two CM capacitors (CY 1 and CY 2). Due to the leak-
age inductance of LC , it behaves as two DM inductors in the line
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Fig. 5. Measured conducted emissions without filter. (a) Line-to-ground. (b) Neutral-to-ground. (c) DM. (d) CM. (e) Required DM filter insertion loss.
(f) Required CM filter insertion loss.
and neutral lines. This particular configuration, with the capaci-
tors facing the SPMS side, is needed in order to achieve the opti-
mal filter attenuation, since the DM and CM SMPS impedances
are higher than the corresponding LISN impedances, as clearly
documented by Fig. 3(a) and (c). In fact, the capacitor, to be
effective, must be placed in parallel to a high impedance and the
inductor must be connected in series with a low impedance [19].
The DM and CM interpretation of Fig. 6(a) leads to two sepa-
rate circuits, shown in Fig. 6(b) and (c), respectively. Fig. 6(b)
presents the DM-suppressing part of the filter and is composed
of LDM , which is the DM inductance due to LC , and by CX T ,
which represents the effective DM capacitor (CY 1 and CY 2
in series and then in parallel with CX ). Fig. 6(c) presents the
CM-suppressing part of the filter and is composed by LCM ,
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Fig. 6. Conducted EMI measurement in the presence of the EMI filter. (a) Test setup with CM/DM discrimination network. (b) DM part of the filter. (c) CM part
of the filter.
which is the CM inductance due to LC and by CY T , which is
the effective CM capacitor (CY 1 and CY 2 in parallel).
From Fig. 6(b) and (c), the expressions of DM and CM filter
insertion losses can be evaluated, according to [7], [8]
ILDM ,estimate = 20 log
∣∣∣∣s2
(
LDMCX T ZSMPS,DM
ZLISN ,DM + ZSMPS,DM
)
+s
(
LDM +CX T ZSMPS,DMZLISN ,DM
ZLISN ,DM +ZSMPS,DM
)
+1
∣∣∣∣
(9)
ILCM ,estimate = 20 log
∣∣∣∣s2
(
LCMCY T ZSMPS,CM
ZLISN ,CM + ZSMPS,CM
)
+s
(
LCM +CY T ZSMPS,CMZLISN ,CM
ZLISN ,CM +ZSMPS,CM
)
+1
∣∣∣∣
(10)
where
s = j2πf ;
CY T = CY 1//CY 2[F];
CX T = CX //(CY 1 + CY 2)[F];
LCM CM inductance of CM choke [H];
LDM equivalent DM inductance of CM choke [H];
ZSMPS,DM DM SMPS impedance [Ω];
ZSMPS,CM CM SMPS impedance [Ω];
ZLISN ,DM DM LISN impedance [Ω];
ZLISN ,CM CM LISN impedance [Ω].
C. CM Filter Design
The CM capacitor is usually constrained by safety require-
ments, e.g., EN 60335-1 Class I portable, and therefore, the
maximum capacitance connected to ground cannot exceed about
4700 pF on each phase for 250-Vac 50-Hz mains [20]. Hence,
CY 1 and CY 2 are chosen to be 1000 pF each. Substituting the
known CM LISN and SMPS impedances and the chosen CM
capacitors into (10) and assuming that the filter elements are
ideal, the required CM inductance that could provide the CM
filter insertion loss higher than ILCM ,req , indicated in Fig. 5(f),
is about 2 mH. Hence, two 1000-pF Class Y capacitors and a
2-mH CM choke (NEC/TOKIN SC-02-10A1) are chosen for
the CM filter.
In contrast, the conventional design approach [9], not taking
into account the SMPS and LISN impedances, leads to a possible
overdesign of the CM choke. The ILCM ,req needs to be 38.85 dB
at 300 kHz; the cutoff frequency can be found by fc,CM =
fn,CM/10ILC M , r e q /β = 32 kHz, where fn,CM = 300 kHz and
β = 40 dB/decade [10], [21]. Substituting the value CY T =
2000 pF and fc,CM = 32 kHz into the cutoff frequency for-
mula (fc,CM = 1/2π
√
LCMCY T ) of the simplistic approach,
the needed CM choke results in about 12 mH, which is six times
larger than the inductance required by the proposed method. The
reduction of the inductance value introduced by the proposed
method corresponds to significant size and weight savings.
D. DM Filter Design
Once the CM choke and the CM capacitors are selected,
we proceed with the DM filter design. For the DM capaci-
tor, since there is no safety issue, the value can be chosen to
be as large as possible but larger capacitors usually exhibit a
low self-resonant frequency [22]. Substituting the known DM
LISN and SMPS impedances and the measured DM induc-
tance of the CM choke (LDM = 17.6 µH) into (9), the required
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Fig. 7. DM filter design based on extracted DM impedance according to conventional approach [14]. (a) DM impedance magnitude. (b) Required and estimated
DM insertion losses.
DM capacitor that could provide the necessary DM filter inser-
tion loss higher than ILDM ,req , indicated in Fig. 5(e), is about
1.5 µF.
On the contrary, the conventional design approach (e.g., [9]),
not taking into account the SMPS and LISN impedances, leads to
a possible overdesign of the DM capacitor. If we apply the con-
ventional design procedure to our example, we need to satisfy
the constraint of the ILDM ,req = 86 dB at 300 kHz; hence, the
cutoff frequency is given by fc,DM = fn,DM/10ILD M , r e q /β =
2 kHz, where fn,DM = 300 kHz and β = 40 dB/decade [10],
[21]. Accounting for the already-determined choke induc-
tance LDM = 17.6 µH, the cutoff frequency formula fc,DM =
1/2π
√
LDMCX of the simplistic approach allows to determine
the DM capacitor value, resulting in about 319 µF, which is
not only an impractical value, but also significantly larger than
the capacitance required by the proposed method. This problem
is also discussed in [9], and the advocated solution consists in
adding DM chokes, which correspond to overdesigning an EMI
filter with more components than necessary.
As a further step, let us discuss the impact of an incomplete
determination of the load impedances of the filter on the com-
pliance prediction. For comparison purposes, DM impedance
is measured according to the procedure proposed by [14] and
is compared with the measured results obtained from Section II
[17] [see Fig. 7(a)]. This approach is coherent with what is com-
monly done in practice, i.e., to measure only the magnitude of
the noise source impedance, and then using it in the insertion
loss expressions as if the impedances were totally resistive [13].
Although [14] suggests to reconstruct the phase by means of
the classical Hilbert transform approach, in reality, often only
magnitude of the noise source impedances is taken into consid-
eration in order to avoid complex mathematical manipulations.
The use of such incompletely determined DM impedance of
SMPS in (9) indicates that the designed filter is unable to meet
the ILDM ,req for frequencies below 500 kHz, as illustrated in
Fig. 7(b). The required DM capacitor that could provide the
necessary DM filter insertion loss larger than ILDM ,req amounts
to about 4 µF, which is about three times larger than the capaci-
tance required by the proposed method. Again, the reduction of
the capacitance value required by the proposed method corre-
sponds to cost saving.
It is worth noting that because the CM noise source impedance
is capacitive in nature and in the range of several kiloomega,
which is much larger than the CM impedance of the LISN
(25 Ω) [12], CM impedance determination according to [14]
has no significant effect on the CM filter design.
E. Actual Insertion Losses and Validations
The impedance behavior of the filter components, chosen ac-
cording to the aforementioned considerations, were measured by
means of a HP 4396B impedance analyzer (100 kHz–1.8 GHz),
and the results are shown in Fig. 8(a)–(f). The actual insertion
losses of the DM and CM filters of Fig. 6(b) and (c) can be
worked out as an adaptation of (9) and (10) with the inclusion
of the parasitic effects of the filter components [7], [8], and (11)
as well as (12) shown at the bottom of the page, where
ZLD M Effective DM impedance of the CM choke [Ω];
ZLC M CM impedance of the CM choke [Ω];
ILDM ,actual = 20 log
∣∣∣∣ZCX T (ZLD M + ZLISN ,DM) + ZSMPS,DM(ZCX T + ZLD M + ZLISN ,DM)ZCX T (ZLISN ,DM + ZSMPS,DM)
∣∣∣∣ (11)
ILCM ,actual = 20 log
∣∣∣∣ZCY T (ZLC M + ZLISN ,CM) + ZSMPS,CM(ZCY T + ZLC M + ZLISN ,CM)ZCY T (ZLISN ,CM + ZSMPS,CM)
∣∣∣∣ (12)
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Fig. 8. Measured impedance of the chosen filter components. (a) and (b) CM choke (NEC/TOKIN). (c) and (d) CX = 1.5-µF capacitance. (e) and
(f) CY 1 = CY 2 = 1000-pF capacitances.
ZCY T Effective CM impedance of CY 1//CY 2 [Ω];
ZCX T Effective DM impedance of CX //(CY 1 + CY 2)[Ω].
Using the measured impedances of all the chosen filter com-
ponents [see Fig. 8(a)–(f)], as well as the LISN and SMPS
impedance behavior [see Fig. 3(a)–(d)], the actual insertion
losses of the DM and the CM filters [computed by means of
(11) and (12)] are plotted in Fig. 9(a) and (b), respectively. For
comparison, the required DM and CM filter insertion losses are
also shown in the same figures. Both the actual DM and CM
filter insertion losses are higher than the required ones, which
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Fig. 9. Effect of the insertion of the EMI filter. (a) Required and designed DM insertion losses; (b) required and designed CM insertion losses; (c) measured DM
conducted emissions with filter; (d) measured CM conducted emissions with filter; (e) measured total conducted emissions for line-to-ground; (f) measured total
conducted emissions for neutral-to-ground.
TARATEERASETH et al.: SYSTEMATIC ELECTROMAGNETIC INTERFERENCE FILTER DESIGN 597
indicate that the designed EMI filter is able to suppress the DM
and CM conducted emissions below the CISPR 22 Class B limit.
Fig. 9(c) and (d) shows the measured DM and CM conducted
emissions after the designed EMI filter is inserted. Both the DM
and CM conducted emissions are below the limit, confirming
that the designed EMI filter fulfills the requirement. As a final
compliance check, Fig. 9(e) and (f) shows the line-to-ground
and the neutral-to-ground conducted emissions, respectively,
and their results indicate that the filtered SMPS complies with
the regulations limits.
IV. CONCLUSION
Information on the noise source and termination impedances
of an SMPS connected to mains has been proven to be a use-
ful input for designing an optimal EMI filter to meet a specific
EMI limit in a systematic manner. The noise source (SMPS) and
noise termination (LISN) impedances are measured by means
of a two-probe measurement approach under in-circuit operat-
ing conditions. Both the DM and CM filter insertion losses for
any EMI filter can be determined accurately so that the designer
has a very clear picture of the EMI filter insertion loss char-
acteristics. Undoubtedly, designing EMI filters without taking
into account the termination impedances or with adopting in-
complete measurement of them allow filtered SMPS to pass the
regulation limits. However, they are overdesigned, which leads
to bulky and costly final products. On the contrary, with the
proposed EMI filter design methodology, the appropriate filter
configurations and the optimal filter component values can be
systematically chosen. Hence, optimal results can be achieved
without incurring excessive design costs for EMI compliance.
However, the proposed EMI filter design methodology does not
take into account mode conversion (CM to DM or DM to CM)
that can arise due to asymmetric design and the parasitic cou-
pling of the filter components. A careful layout design is also
needed in order to minimize the mode conversion so as to assure
EMI compliance of the final product.
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